IDT79R3081-50M

Product Summary

The IDT IDT79R3081-50M is a high-performance 32-bit microprocessor featuring a high-level of integration, and targeted to high-performance but cost sensitive processing applications. The IDT79R3081-50M is designed to bring the highperformance inherent in the MIPS RISC architecture into low-cost, simplified, power sensitive applications. Thus, functional units have been integrated onto the CPU core in order to reduce the total system cost, rather than to increase the inherent performance of the integer engine. Nevertheless, the IDT79R3081-50M is able to offer 43VUPS performance at 50MHz without requiring external SRAM or caches.

Parametrics

Absolute maximum ratings: (1)Terminal Voltage with Respect to GND, VTERM: -0.5 to +7.0V(for commercial), -0.5 to +7.0V(for Military); (2)Operating Case Temperature, TC: 0 to +85℃(for commercial), -55 to +125℃(for Military); (3)Case Temperature Under Bias, TBIAS: -55 to +125℃(for commercial), -65 to +135℃(for Military); (4)Storage Temperature, TSTG: -55 to +125℃(for commercial), -65 to +155℃(for Military); (5)Input Voltage, VIN: -0.5 to +7.0(for commercial), -0.5 to +7.0V(for Military).

Features

Features: (1)Instruction set compatible with IDT79R3000A, R3041,R3051, and R3071 RISC CPUs; (2)High level of integration minimizes system cost; (3)43VUPS at 50MHz; (4)Flexible bus interface allows simple, low cost designs; (5)Optional 1x or 2x clock input; (6)20 through 50MHz operation; (7)V version operates at 3.3V; (8)50MHz at 1x clock input and 1/2 bus frequency only; (9)Large on-chip caches with user configurability; (10)Low cost 84-pin packaging; (11)Superset pin- and software-compatible with R3051, R3071; (12)Multiplexed bus interface with support for low-cost, lowspeed memory systems with a high-speed CPU; (13)On-chip 4-deep write buffer eliminates memory write stalls; (14)On-chip 4-deep read buffer supports burst or simple block reads; (15)On-chip DMA arbiter; (16)Hardware-based Cache Coherency Support; (17)Programmable power reduction mode; (18)Bus Interface can operate at half-processor frequency.

Diagrams